Author of the publication

Hardware-Based Spiking Neural Network Using a TFT-Type AND Flash Memory Array Architecture Based on Direct Feedback Alignment.

, , , , , , , and . IEEE Access, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Pulse-Width Modulation Neuron Implemented by Single Positive-Feedback Device., , , , and . CoRR, (2021)Review of candidate devices for neuromorphic applications., , , , , , , , , and 3 other author(s). ESSDERC, page 22-27. IEEE, (2019)A Spiking Neural Network with a Global Self-Controller for Unsupervised Learning Based on Spike-Timing-Dependent Plasticity Using Flash Memory Synaptic Devices., , , , , , and . IJCNN, page 1-7. IEEE, (2019)Si-Based Dual-Gate Field-Effect Transistor Array for Low-Power On-Chip Trainable Hardware Neural Networks., , , , , , , , and . Adv. Intell. Syst., (January 2024)Neuron Circuits for Low-Power Spiking Neural Networks Using Time-To-First-Spike Encoding., , , , , , , and . IEEE Access, (2022)Hardware-based spiking neural network architecture using simplified backpropagation algorithm and homeostasis functionality., , , , , , , , , and . Neurocomputing, (2021)InGaAs/Si Heterojunction Tunneling Field-Effect Transistor on Silicon Substrate., , , , , and . IEICE Trans. Electron., 97-C (7): 677-682 (2014)Low-Power Binary Neuron Circuit With Adjustable Threshold for Binary Neural Networks Using NAND Flash Memory., , and . IEEE Access, (2020)Low-Power and High-Density Neuron Device for Simultaneous Processing of Excitatory and Inhibitory Signals in Neuromorphic Systems., , , , , , , , and . IEEE Access, (2020)Spiking Neural Networks With Time-to-First-Spike Coding Using TFT-Type Synaptic Device Model., , , , , , , , and . IEEE Access, (2021)