Author of the publication

Analytical models for threshold voltage, drain induced barrier lowering effect of junctionless triple-gate FinFETs.

, , , , , and . ASICON, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

General switch box modeling and optimization for FPGA routing architectures., , , , and . FPT, page 320-323. IEEE, (2010)HETA: A Heterogeneous Temporal CGRA Modeling and Design Space Exploration via Bayesian Optimization., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (3): 505-518 (March 2024)MajorityNets: BNNs Utilising Approximate Popcount for Improved Efficiency., , , , , and . CoRR, (2020)Port-based supply chain decisions considering governmental pollution tax., , and . Oper. Res., 22 (5): 4769-4800 (2022)A snapback-free RC-LIGBT with separated LDMOS and LIGBT by the L-shaped SiO2 layer., , , , , , and . IEICE Electron. Express, 16 (19): 20190445 (2019)A quantum-implementable neural network model., , and . Quantum Inf. Process., 16 (10): 245 (2017)Techniques for dual forms of Reed-Muller expansion conversion., , , and . Integr., 41 (1): 113-122 (2008)Fast Boolean matching based on NPN classification., , , and . FPT, page 310-313. IEEE, (2013)High performance Deformable Part Model accelerator based on FPGA., , , , , and . FPT, page 245-248. IEEE, (2016)Memory efficient and high performance key-value store on FPGA using Cuckoo hashing., , , and . FPL, page 1-4. IEEE, (2016)