( en | de | ru )

 

Disambiguation of "Lee, Jongeun"

Author of the publication

copydeleteadd this publication to your clipboard
Evaluator-executor transformation for efficient pipelining of loops with conditionals.

, , and . ACM Trans. Archit. Code Optim., 10 (4): 62:1-62:23 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jongeun Kim

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental program. Uni Marburg, (2009)

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensors. HU Berlin, (2009)

Clara Lee

 

Other publications of authors with the same name

Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces., , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (8): 2799-2802 (2016)Efficient Execution of Stream Graphs on Coarse-Grained Reconfigurable Architectures., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 1978-1988 (2017)Improving performance of loops on DIAM-based VLIW architectures., , , and . LCTES, page 135-144. ACM, (2014)Evaluator-executor transformation for efficient pipelining of loops with conditionals., , and . ACM Trans. Archit. Code Optim., 10 (4): 62:1-62:23 (2013)SparTANN: sparse training accelerator for neural networks with threshold-based sparsification., , and . ISLPED, page 211-216. ACM, (2020)Accurate Prediction of ReRAM Crossbar Performance Under I-V Nonlinearity and IR Drop., , , , and . ICCD, page 9-16. IEEE, (2022)Accurate and Efficient Stochastic Computing Hardware for Convolutional Neural Networks., , , and . ICCD, page 105-112. IEEE Computer Society, (2017)Learning to Predict IR Drop with Effective Training for ReRAM-based Neural Network Hardware., , , , , and . DAC, page 1-6. IEEE, (2020)Compiler-managed register file protection for energy-efficient soft error reduction., and . ASP-DAC, page 618-623. IEEE, (2009)PyAIM: Pynq-Based Scalable Analog In-Memory Computing Prototyping Platform., , , , and . AICAS, page 174-178. IEEE, (2024)