( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Low-power distributed arithmetic architectures using nonuniform memory partitioning.

, , и . ISCAS (3), стр. 470-473. IEEE, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Naresh Yallapragada

Uma-Naresh Niranjan

Naresh Bikash Dasgupta

Naresh Reddy Thumati

Naresh Chandra Varshneya

 

Другие публикации лиц с тем же именем

Low-power AEC-based MIMO signal processing for gigabit ethernet 1000Base-T transceivers., и . ISLPED, стр. 334-339. ACM, (2001)A low-power bus design using joint repeater insertion and coding., и . ISLPED, стр. 99-102. ACM, (2005)Area-efficient high-throughput MAP decoder architectures., , и . IEEE Trans. Very Large Scale Integr. Syst., 13 (8): 921-933 (2005)A Variation-Tolerant In-Memory Machine Learning Classifier via On-Chip Training., , и . IEEE J. Solid State Circuits, 53 (11): 3163-3173 (2018)Analytical estimation of signal transition activity from word-level statistics., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 718-733 (1997)A voltage overscaled low-power digital filter IC., и . IEEE J. Solid State Circuits, 39 (2): 388-391 (2004)Analytical Guarantees on Numerical Precision of Deep Neural Networks., , и . ICML, том 70 из Proceedings of Machine Learning Research, стр. 3007-3016. PMLR, (2017)Statistical information processing: Computing for the nanoscale era.. ISLPED, стр. 1. IEEE, (2015)Design methodology for high-speed iterative decoder architectures., и . ICASSP, стр. 3085-3088. IEEE, (2002)An energy-efficient memory-based high-throughput VLSI architecture for convolutional networks., , , и . ICASSP, стр. 1037-1041. IEEE, (2015)