( en | de | ru )

 

Disambiguation of "Sakurai, Takayasu"

Author of the publication

copydeleteadd this publication to your clipboard
VTCMOS characteristics and its optimum conditions predicted by a compact analytical model.

, , , , and . ISLPED, page 123-128. ACM, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoriko Sakurai

Kaneaki Sakurai

Takayasu Shimizu

Miriam Takayasu

 

Other publications of authors with the same name

A 95mV-startup step-up converter with Vth-tuned oscillator by fixed-charge programming and capacitor pass-on scheme., , , , , , , , and . ISSCC, page 216-218. IEEE, (2011)A 80-mV input, fast startup dual-mode boost converter with charge-pumped pulse generator for energy harvesting., , , , , , and . A-SSCC, page 33-36. IEEE, (2011)Variable threshold CMOS (VTCMOS) in series connected circuits., , and . ISLPED, page 201-206. ACM, (2001)Estimation of power distribution in VLSI interconnects., and . ISLPED, page 370-375. ACM, (2001)Coupling-Driven Bus Design for Low-Power Application-Specific Systems., and . DAC, page 750-753. ACM, (2001)Meeting with the forthcoming IC design.. SBCCI, page 2. ACM, (2007)Silicon 3D-integration technology and systems., , , , , , , , , and . ISSCC, page 510-511. IEEE, (2010)Inductor design of 20-V boost converter for low power 3D solid state drive with NAND flash memories., , , , , , and . ISLPED, page 87-92. ACM, (2009)An on-chip characterizing system for within-die delay variation measurement of individual standard cells in 65-nm CMOS., , , and . ASP-DAC, page 109-110. IEEE, (2011)A low voltage buck DC-DC converter using on-chip gate boost technique in 40nm CMOS., , , , , , , and . ASP-DAC, page 109-110. IEEE, (2013)