Author of the publication

Reducing Cache Coherence Traffic with Hierarchical Directory Cache and NUMA-Aware Runtime Scheduling.

, , , , , , , and . PACT, page 275-286. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SafeSU: an Extended Statistics Unit for Multicore Timing Interference., , , , , , , and . ETS, page 1-4. IEEE, (2021)Evaluating Execution Time Predictability of Task-Based Programs on Multi-Core Processors., , , , and . Euro-Par Workshops (2), volume 8806 of Lecture Notes in Computer Science, page 218-229. Springer, (2014)Runtime-assisted cache coherence deactivation in task parallel programs., , , , and . SC, page 35:1-35:12. IEEE / ACM, (2018)Towards Reconfigurable Accelerators in HPC: Designing a Multipurpose eFPGA Tile for Heterogeneous SoCs., , , , , , , , , and . DATE, page 628-631. IEEE, (2022)VIA: A Smart Scratchpad for Vector Units with Application to Sparse Matrix Computations., , , , , , , , and . HPCA, page 921-934. IEEE, (2021)Evolutionary system for prediction and optimization of hardware architecture performance., , , , , , , and . IEEE Congress on Evolutionary Computation, page 1941-1948. IEEE, (2008)Optimizing computation-communication overlap in asynchronous task-based programs: poster., , , , , , , and . PPoPP, page 415-416. ACM, (2019)Graph partitioning applied to DAG scheduling to reduce NUMA effects., , , , , and . PPoPP, page 419-420. ACM, (2018)POSTER: An Optimized Predication Execution for SIMD Extensions., , , , and . PACT, page 479-480. IEEE, (2019)Runtime-Guided Management of Scratchpad Memories in Multicore Architectures., , , , , , , and . PACT, page 379-391. IEEE Computer Society, (2015)