( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Self Aware SoC Security to Counteract Delay Inducing Hardware Trojans at Runtime.

, , и . VLSID, стр. 417-422. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Janapriya Saha

Susanne Saha

Sankalita Saha

Joyanta Saha

Barna Saha

 

Другие публикации лиц с тем же именем

Dynamic power-aware scheduling of real-time tasks for FPGA-based cyber physical systems against power draining hardware trojan attacks., , , и . J. Supercomput., 76 (11): 8972-9009 (2020)Analysis of power distribution network for some cryptocores., , , и . ICACCI, стр. 2618-2622. IEEE, (2014)Adaptive Multilayer Routing for Incremental Design of an SoC.. FICTA, том 404 из Advances in Intelligent Systems and Computing, стр. 657-665. Springer, (2015)Blockchain Technology Enabled Pay Per Use Licensing Approach for Hardware IPs., , и . DATE, стр. 1618-1621. IEEE, (2020)GreyConE: Greybox Fuzzing + Concolic Execution Guided Test Generation for High Level Designs., , , и . ITC, стр. 494-498. IEEE, (2022)Dual Microphone Sound Source Localization Using Reconfigurable Hardware., , , и . CICBA (1), том 775 из Communications in Computer and Information Science, стр. 397-406. Springer, (2017)Encoding of Floorplans through Deterministic Perturbation., и . VLSI Design, стр. 315-320. IEEE Computer Society, (2009)Reliability Driven Mixed Critical Tasks Processing on FPGAs Against Hardware Trojan Attacks., , , и . DSD, стр. 537-544. IEEE Computer Society, (2018)Embedding of signatures in reconfigurable scan architecture for authentication of intellectual properties in system-on-chip., и . IET Comput. Digit. Tech., 10 (3): 110-118 (2016)Cone-based placement for field programmable gate arrays., , и . IET Comput. Digit. Tech., 5 (1): 49-62 (2011)