( en | de | ru )

 

Disambiguation of "Devadas, Srinivas"

Author of the publication

copydeleteadd this publication to your clipboard
A Low-Latency, Low-Area Hardware Oblivious RAM Controller.

, , , , , , and . FCCM, page 215-222. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vinay Devadas

Deepika Devadas

Srinivas Jagarlamudi

Srinivas Yarlanki

Girish Srinivas

 

Other publications of authors with the same name

A text-compression-based method for code size minimization in embedded systems, , and . ACM Trans. Des. Autom. Electron. Syst., 4 (1): 12--38 (1999)An Incomplete Scan Design Approach to Test Generation for Sequential Machines., , , and . ITC, page 730-734. IEEE Computer Society, (1988)Bandwidth Hard Functions for ASIC Resistance., and . TCC (1), volume 10677 of Lecture Notes in Computer Science, page 466-492. Springer, (2017)Brief Announcement: Practical Synchronous Byzantine Consensus., , , and . DISC, volume 91 of LIPIcs, page 41:1-41:4. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2017)A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines., , and . DAC, page 601-606. IEEE Computer Society Press, (1990)Approaches to Multi-level Sequential Logic Synthesis.. DAC, page 270-276. ACM Press, (1989)TARDIS: Timestamp based Coherence Algorithm for Distributed Shared Memory., and . CoRR, (2015)Analytical cache models with applications to cache partitioning., , and . ICS, page 1-12. ACM, (2001)Proxy-based security protocols in networked mobile devices., , , , , and . SAC, page 265-272. ACM, (2002)Intel SGX Explained, and . Cryptology ePrint Archive: Report 2016/086, (January 2016)