( en | de | ru )

 

Disambiguation of "Stathopoulos, Spyros"

Author of the publication

copydeleteadd this publication to your clipboard
Metal Oxide-enabled Reconfigurable Memristive Threshold Logic Gates.

, , , , , and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georg Stathopoulos

Vassilios Stathopoulos

Spyros Rammos

Christina Stathopoulos

Spyros Krivas

 

Other publications of authors with the same name

A Reconfigurable CMOS-Memristor Active Inductor., , , and . ISCAS, page 1-5. IEEE, (2020)Metal Oxide-enabled Reconfigurable Memristive Threshold Logic Gates., , , , , and . ISCAS, page 1-5. IEEE, (2018)A Data-Driven Verilog-A ReRAM Model., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3151-3162 (2018)Hybrid CMOS/Memristor Circuit Design Methodology., , , , , , , , and . CoRR, (2020)NeuroPack: An Algorithm-level Python-based Simulator for Memristor-empowered Neuro-inspired Computing., , , and . CoRR, (2022)An Absorbing Markov Chain Model for Stochastic Memristive Devices., , and . MOCAST, page 1-4. IEEE, (2022)Live Demonstration: An Embedded Environmental Control Micro-chamber System for RRAM Memristor Characterisation., , , , , , and . ISCAS, page 1-. IEEE, (2018)Live demonstration: A TiO2 ReRAM parameter extraction method., , , , , , and . ISCAS, page 1. IEEE, (2017)Design Flow for Hybrid CMOS/Memristor Systems - Part I: Modeling and Verification Steps., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 4862-4875 (2021)Text classification in memristor-based spiking neural networks., , , and . Neuromorph. Comput. Eng., 3 (1): 14003 (March 2023)