( en | de | ru )

 

Disambiguation of "sun Seo, Jae"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA Acceleration of GCN in Light of the Symmetry of Graph Adjacency Matrix.

, , , , , and . DATE, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sun-Aea Seo

Sun-Jae Lee

Sun-Jae Song

Jae-Sun Kim

Jae Sun Gross-Lee

 

Other publications of authors with the same name

In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter., , , , , , and . ISSCC, page 188-189. IEEE, (2010)Fully-integrated switched-capacitor voltage regulator with on-chip current-sensing and workload optimization in 32nm SOI CMOS., , , , and . ISLPED, page 140-145. IEEE, (2015)Deep Convolutional Neural Network Accelerator Featuring Conditional Computing and Low External Memory Access., and . CICC, page 1-4. IEEE, (2020)An On-Chip Learning Accelerator for Spiking Neural Networks using STT-RAM Crossbar Arrays., , , and . DATE, page 1019-1024. IEEE, (2020)An Energy-Efficient Deep Convolutional Neural Network Accelerator Featuring Conditional Computing and Low External Memory Access., and . IEEE J. Solid State Circuits, 56 (3): 803-813 (2021)Cases for Analog Mixed Signal Computing Integrated Circuits for Deep Neural Networks., , , , and . VLSI-DAT, page 1-2. IEEE, (2019)A 8.93-TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity With All Parameters Stored On-Chip., , , and . ESSCIRC, page 119-122. IEEE, (2019)A Real-Time 17-Scale Object Detection Accelerator With Adaptive 2000-Stage Classification in 65 nm CMOS., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (10): 3843-3853 (2019)XNOR-SRAM: In-Bitcell Computing SRAM Macro based on Resistive Computing Mechanism., , , and . ACM Great Lakes Symposium on VLSI, page 417-422. ACM, (2019)Low Power and Trusted Machine Learning., , , , and . ACM Great Lakes Symposium on VLSI, page 515. ACM, (2018)