( en | de | ru )

 

Disambiguation of "Singh, Virendra"

Author of the publication

copydeleteadd this publication to your clipboard
Combining Restorability and Error Detection Ability for Effective Trace Signal Selection.

, , , and . ACM Great Lakes Symposium on VLSI, page 191-196. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Virendra Pal Singh

Virendra Chopra

Virendra Kumar

Virendra Govind Upadhyaya

Raminder Singh

 

Other publications of authors with the same name

Impact of process variations on computers used for image processing., , , and . ISCAS, page 1444-1447. IEEE, (2012)SEU tolerant SRAM cell., , , , and . ISQED, page 597-602. IEEE, (2011)Identifying high variability speed-limiting paths under aging., , , and . LATS, page 1-6. IEEE, (2017)A high performance scan flip-flop design for serial and mixed mode scan test., , , and . IOLTS, page 233-238. IEEE, (2016)Polynomial coefficient based DC testing of non-linear analog circuits., , and . ACM Great Lakes Symposium on VLSI, page 69-74. ACM, (2009)ILP Based Approach for Input Vector Controlled (IVC) Toggle Maximization in Combinational Circuits., , and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 172-179. Springer, (2012)A Technique for Electrical Error Localization with Learning Methods During Post-silicon Debugging., , and . IGSC, page 1-8. IEEE, (2018)A data-driven adaptive model-identification based large-scale sensor management system: Application to self powered neutron detectors., , , , , , and . EAIS, page 1-7. IEEE, (2014)An efficient test technique to prevent scan-based side-channel attacks., , and . ETS, page 1-2. IEEE, (2017)Improving post-silicon error detection with topological selection of trace signals., , , , and . VLSI-SoC, page 1-6. IEEE, (2017)