( en | de | ru )

 

Disambiguation of "Pagliarini, Samuel"

Author of the publication

copydeleteadd this publication to your clipboard
G-GPU: A Fully-Automated Generator of GPU-like ASIC Accelerators.

, , , , , and . DATE, page 544-547. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Samuel Leipuner

Samuel Goldberg

Samuel Navon

Samuel Salomon

Samuel Schabschelban

 

Other publications of authors with the same name

A Security-aware and LUT-based CAD Flow for the Physical Synthesis of eASICs., , , and . CoRR, (2022)Benchmarking Advanced Security Closure of Physical Layouts: ISPD 2023 Contest., , , , and . ISPD, page 256-264. ACM, (2023)A Pragmatic Methodology for Blind Hardware Trojan Insertion in Finalized Layouts., , , and . ICCAD, page 69:1-69:9. ACM, (2022)From FPGAs to Obfuscated eASICs: Design and Security Trade-offs., , and . AsianHOST, page 1-4. IEEE, (2021)A Tutorial on Design Obfuscation: from Transistors to Systems.. LATS, page 1-3. IEEE, (2021)Resynthesis-based Attacks Against Logic Locking., , , , , and . ISQED, page 1-8. IEEE, (2023)CAC 2.0: A Corrupt and Correct Logic Locking Technique Resilient to Structural Analysis Attacks., , and . LATS, page 1-6. IEEE, (2024)Utilizing layout effects for analog logic locking., , , and . J. Cryptogr. Eng., 14 (2): 311-324 (June 2024)A self-calibrating sense amplifier for a true random number generator using hybrid FinFET-straintronic MTJ., , , , and . NANOARCH, page 147-152. IEEE, (2017)Hardware Trojan Insertion in Finalized Layouts: From Methodology to a Silicon Demonstration., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (7): 2094-2107 (July 2023)