Author of the publication

The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation.

, , , , , and . FCCM, page 144-151. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Balancing performance and productivity for the development of dynamic binary instrumentation tools: a case study on Arm systems., , and . CC, page 132-142. ACM, (2020)Optimising Dynamic Binary Modification across ARM microarchitectures.. University of Manchester, UK, (2017)British Library, EThOS.DBHI: A Tool for Decoupled Functional Hardware-Software Co-Design on SoCs., , , , , and . FPGA, page 326. ACM, (2020)Low overhead dynamic binary translation on ARM., , , and . PLDI, page 333-346. ACM, (2017)Optimising dynamic binary modification across 64-bit Arm microarchitectures., , and . VEE, page 185-197. ACM, (2020)Evaluating the Impact of Optimizations for Dynamic Binary Modification on 64-bit RISC-V., , , and . ISPASS, page 81-91. IEEE, (2023)The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation., , , , , and . FCCM, page 144-151. IEEE Computer Society, (2017)HyperMAMBO-X64: Using Virtualization to Support High-Performance Transparent Binary Translation., , , , and . VEE, page 228-241. ACM, (2017)Optimising Dynamic Binary Modification Across ARM Microarchitectures., , and . ICPE, page 28-39. ACM, (2018)SimAcc: A Configurable Cycle-Accurate Simulator for Customized Accelerators on CPU-FPGAs SoCs., , , , , and . FCCM, page 163-171. IEEE, (2019)