Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors.

A. Lee, C. Lo, C. Lin, W. Chen, K. Hsu, Z. Wang, F. Su, Z. Yuan, Q. Wei, Y. King, C. Lin, H. Lee, P. Amiri, K. Wang, Y. Wang, H. Yang, Y. Liu, and M. Chang. IEEE J. Solid State Circuits, 52 (8): 2194-2207 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhe Wang

Zhe Zhang

Zhe Lin

Zhe Sun

Zhe Wang

Other publications of authors with the same name

CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks.Z. Yuan, Y. Liu, J. Yue, J. Li, and H. Yang. ISLPED, page 1-6. IEEE, (2017)The Spread of Multiple Droughts in Different Seasons and Its Dynamic Changes.S. Zhu, W. Huang, X. Luo, J. Guo, and Z. Yuan. Remote. Sens., 15 (15): 3848 (August 2023)Individual rationality and overall fairness in fixed cost allocation: An approach under DEA cross-efficiency evaluation mechanism.J. Chu, W. Su, F. Li, and Z. Yuan. J. Oper. Res. Soc., 74 (3): 992-1007 (March 2023)PACA: A Pattern Pruning Algorithm and Channel-Fused High PE Utilization Accelerator for CNNs.J. Wang, S. Yu, Z. Yuan, J. Yue, Z. Yuan, R. Liu, Y. Wang, H. Yang, X. Li, and Y. Liu. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 5043-5056 (2022)Index-free triangle-based graph local clustering.Z. Yuan, Z. Wei, F. Lv, and J. Wen. Frontiers Comput. Sci., 18 (3): 183404 (June 2024)RL Based Network Accelerator Compiler for Joint Compression Hyper-Parameter Search.X. Feng, J. Yue, Z. Yuan, H. Yang, and Y. Liu. ISCAS, page 1-5. IEEE, (2020)A 2.75-to-75.9TOPS/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating.J. Yue, X. Feng, Y. He, Y. Huang, Y. Wang, Z. Yuan, M. Zhan, J. Liu, J. Su, Y. Chung and 7 other author(s). ISSCC, page 238-240. IEEE, (2021)Multi-channel precision-sparsity-adapted inter-frame differential data codec for video neural network processor.Y. Yang, Z. Yuan, F. Su, F. Cheng, Z. Yuan, H. Yang, and Y. Liu. ISLPED, page 103-108. ACM, (2020)A Learning-Based Framework for Low Bit-Rate Image and Video Coding.H. Xiong, Z. Yuan, and Y. Xu. PCM, volume 5879 of Lecture Notes in Computer Science, page 232-244. Springer, (2009)Sensing and Monitoring for Cellular Networks: A Crowdsourcing Platform from Mobile Smartphones.W. Fan, Y. Peng, Z. Yuan, P. Chen, C. Hu, and X. Zhang. DSDIS, page 472-473. IEEE Computer Society, (2015)

BibSonomy

Disambiguation of "Yuan, Zhe"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors.

Please choose a person to relate this publication to

Zhe Wang

Zhe Zhang

Zhe Lin

Zhe Sun

Zhe Wang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yuan, Zhe"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors.

Please choose a person to relate this publication to

Zhe Wang

Zhe Zhang

Zhe Lin

Zhe Sun

Zhe Wang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors.