Author of the publication

A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With $I/Q$ Mismatch Calibration in 65-nm CMOS.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (8): 1554-1564 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 22-40.5 GHz UWB LNA Design in 0.15um GaAs., , , , and . ASICON, page 1-4. IEEE, (2019)A 4.5-W, 18.5-24.5-GHz GaN Power Amplifier Employing Chebyshev Matching Technique., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (2): 233-242 (February 2023)A Two-Way Current-Combining W-band Power Amplifier Achieving 17.4-dBm Output Power with 19.4% PAE in 65-nm Bulk CMOS., , , and . ISCAS, page 2215-2219. IEEE, (2022)A 300MS/s 57.6dB SNDR Single-Channel SAR ADC with Accelerated SAR Logic., , , , and . ASICON, page 1-4. IEEE, (2023)A 7GHz-bandwidth 31.5 GHz FMCW-PLL with novel twin-VCOs structure in 65nm CMOS., , , and . A-SSCC, page 321-324. IEEE, (2017)A wide-division-ratio 100MHz-to-5GHz multi-modulus divider chain for wide-band PLL., , , , , and . ASICON, page 1-4. IEEE, (2015)A 10-18 GHz GaN Power Amplifier Based on Asymmetric Magnetically Coupled Resonator., , , and . MWSCAS, page 802-805. IEEE, (2020)A Multi-channel 12-bits 100MS/s SAR ADC in 65nm CMOS., , , and . ASICON, page 1-4. IEEE, (2023)A 60-GHz CMOS Balanced Power Amplifier with Miniaturized Quadrature Hybrids Achieving 19.0-dBm Output Power and 24.4% Peak PAE., , , , and . APCCAS, page 560-564. IEEE, (2022)A 30-GHz to 39-GHz mm-Wave low-power injection-locked frequency divider in 65nm CMOS., , , , , and . ASICON, page 1-4. IEEE, (2015)