Author of the publication

Dynamic Configurable Floating-Point FFT Pipelines and Hybrid-Mode CORDIC on FPGA.

, , , and . ICESS, page 616-620. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Designing a Coarse-Grained Reconfigurable Architecture Using Loop Self-Pipelining., , , and . Asia-Pacific Computer Systems Architecture Conference, volume 4186 of Lecture Notes in Computer Science, page 567-573. Springer, (2006)Region-based convolutional neural networks for object detection in very high resolution remote sensing images., , and . ICNC-FSKD, page 548-554. IEEE, (2016)CuSora: Real-time software radio using multi-core graphics processing unit., , , , and . J. Syst. Archit., 60 (3): 280-292 (2014)Research on Acceleration Method of Speech Recognition Training., , and . ACA, volume 908 of Communications in Computer and Information Science, page 42-50. Springer, (2018)Qualitative Action Recognition by Wireless Radio Signals in Human-Machine Systems., , , , , and . CoRR, (2017)The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 155-166. Springer, (2007)Optimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 110-121. Springer, (2007)FPGA-Accelerated Molecular Dynamics Simulations: An Overview., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 293-301. Springer, (2007)Accuracy Evaluation of Long Short Term Memory Network Based Language Model with Fixed-Point Arithmetic., , and . ARC, volume 10216 of Lecture Notes in Computer Science, page 281-288. (2017)Optimization and Performance Modeling of Stencil Computations on ARM Architectures., , , and . HPCC/DSS/SmartCity, page 113-121. IEEE, (2020)