From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FULL-KV: Flexible and Ultra-Low-Latency In-Memory Key-Value Store System Design on CPU-FPGA.

Y. Qiu, J. Xie, H. Lv, W. Yin, W. Luk, L. Wang, B. Yu, H. Chen, X. Ge, Z. Liao, и X. Shi. IEEE Trans. Parallel Distributed Syst., 31 (8): 1828-1444 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yunhui Hou

Yunhui Wang

Xiuhui Qiu

Xueping Qiu

Tiequn Qiu

Другие публикации лиц с тем же именем

A High-performance Open-channel Open-way NAND Flash Controller Architecture.Y. Qiu, W. Yin, и L. Wang. FPL, стр. 91-98. IEEE, (2021)An Automatic Optimization Method of Combinational Logic Loops in CGRA.M. Chen, Y. Qiu, K. Zhu, и L. Wang. ASICON, стр. 1-4. IEEE, (2023)High Throughput and Low Latency Multi-Version Management Key-Value Storage Accelerator.H. Lv, Y. Ren, Y. Qiu, W. Yin, и L. Wang. FPT, стр. 290-291. IEEE, (2020)CFEACT: A CGRA-based Framework Enabling Agile CNN and Transformer Accelerator Design.Y. Mao, X. Gao, J. Lou, Y. Qiu, W. Yin, W. Luk, и L. Wang. FPL, стр. 213-219. IEEE, (2024)High-Throughput and Low-Latency Distributed Management Proxy for Key-Value Store Over 100Gbps Ethernet on FPGA.J. Xie, Y. Qiu, W. Yin, и L. Wang. FPT, стр. 224-230. IEEE, (2019)A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU Platform.Y. Ren, Z. Liao, X. Shi, J. Xie, Y. Qiu, H. Lv, W. Yin, L. Wang, B. Yu, H. Chen и 1 other автор(ы). FPL, стр. 321-325. IEEE, (2019)UPTRA: An Ultra-Parameterized Temporal CGRA Modeling and Optimization.Y. Dai, Y. Qiu, Q. Zhu, J. Li, W. Yin, и L. Wang. FCCM, стр. 208. IEEE, (2023)TRAM: An Open-Source Template-based Reconfigurable Architecture Modeling Framework.Y. Qiu, Y. Cao, Y. Dai, W. Yin, и L. Wang. FPL, стр. 61-69. IEEE, (2022)PRAD: A Bayesian Optimization-based DSE Framework for Parameterized Reconfigurable Architecture Design.B. Peng, S. Sun, Y. Dai, J. Li, Y. Qiu, K. Wang, W. Yin, и L. Wang. FCCM, стр. 226. IEEE, (2023)E2-ACE: An Energy-Efficient Reconfigurable Crypto-Accelerator with Agile End-to-End Toolchain.Y. Cao, Y. Qiu, X. Gao, Q. Zhu, W. Yin, и L. Wang. ICFPT, стр. 296-297. IEEE, (2023)

BibSonomy

Disambiguation