Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs.

Y. Ma, J. Liu, C. Zhang, and W. Luk. ICCD, page 470-476. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yuchun Li

Yuchun Ding

Yuzhao Ma

Characterization of higher order modes in optical fibersY. Ma. Uni Erlangen-Nürnberg, (2009)

Jingxiang Ma

Tsie Ma

Other publications of authors with the same name

An integrated floorplanning with an efficient buffer planning algorithm.Y. Ma, X. Hong, S. Dong, S. Chen, Y. Cai, C. Cheng, and J. Gu. ISPD, page 136-142. ACM, (2003)Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List.Y. Ma, X. Hong, S. Dong, Y. Cai, C. Cheng, and J. Gu. DAC, page 770-775. ACM, (2001)Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs.Z. Li, Y. Ma, Q. Zhou, Y. Cai, Y. Xie, and T. Huang. Integr., 46 (1): 1-9 (2013)Novel and efficient min cut based voltage assignment in gate level.T. Lin, S. Dong, S. Chen, Y. Ma, O. He, and S. Goto. ISQED, page 150-155. IEEE, (2011)VLSI floorplanning with boundary constraints based on corner block list.Y. Ma, S. Dong, X. Hong, Y. Cai, C. Cheng, and J. Gu. ASP-DAC, page 509-514. ACM, (2001)LP based white space redistribution for thermal via planning and performance optimization in 3D ICs.X. Li, Y. Ma, X. Hong, S. Dong, and J. Cong. ASP-DAC, page 209-212. IEEE, (2008)Rethinking thermal via planning with timing-power-temperature dependence for 3D ICs.K. Wang, Y. Ma, S. Dong, Y. Wang, X. Hong, and J. Cong. ASP-DAC, page 261-266. IEEE, (2011)An effective buffer planning algorithm for IP based fixed-outline SOC placement.O. He, S. Dong, J. Bian, Y. Ma, and X. Hong. ACM Great Lakes Symposium on VLSI, page 564-569. ACM, (2007)Incremental layout optimization for NoC designs based on MILP formulation.J. Liu, Y. Ma, N. Xu, and Y. Wang. ASICON, page 357-360. IEEE, (2011)Fine grain 3D integration for microarchitecture design through cube packing exploration.Y. Liu, Y. Ma, E. Kursun, G. Reinman, and J. Cong. ICCD, page 259-266. IEEE, (2007)

BibSonomy

Disambiguation of "Ma, Yuchun"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs.

Please choose a person to relate this publication to

Yuchun Li

Yuchun Ding

Yuzhao Ma

Jingxiang Ma

Tsie Ma

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Ma, Yuchun"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs.

Please choose a person to relate this publication to

Yuchun Li

Yuchun Ding

Yuzhao Ma

Jingxiang Ma

Tsie Ma

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs.