( en | de | ru )

 

Disambiguation of "Pasha, Muhammad Adeel"

Author of the publication

copydeleteadd this publication to your clipboard
Energy efficient sensor network routing (EESNR) protocol for large distributed environmental monitoring applications.

, , , , and . IDAACS, page 740-745. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Muhammad Adeel

Muhammad Adeel

Adeel Hashmi

Adeel Israr

Adeel Ahmad

 

Other publications of authors with the same name

Performance evaluation of IEEE 802.15.4-compliant smart water meters for automating large-scale waterways., , , , , , and . IDAACS, page 746-751. IEEE, (2017)Multi-hop Routing Implementation in Spatially Distributed Wireless Sensor Networks for Large-Scale Environmental Monitoring Applications., , , , , and . IDAACS, page 111-116. IEEE, (2019)Variable Length Quantization based Design of Polar Codes Decoder for Resource-Limited IoT Devices., , and . ICECS 2022, page 1-4. IEEE, (2022)Empirical Performance Evaluation of WIFI Fingerprinting Algorithms for Indoor Localization., , , , and . ICCS, page 303-308. IEEE, (2018)Component-Level Datapath Merging in System-Level Design of Wireless Sensor Node Controllers for FPGA-Based Implementations., , and . DSD, page 543-550. IEEE Computer Society, (2013)A novel fusion methodology for indoor positioning in IoT-based mobile applications., , , and . WF-IoT, page 742-747. IEEE, (2018)Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection., , , , and . DAC, page 60:1-60:6. ACM, (2017)Towards Design Space Exploration and Optimization of Fast Algorithms for Convolutional Neural Networks (CNNs) on FPGAs., and . DATE, page 1106-1111. IEEE, (2019)A Framework for High Level Simulation and Optimization of Coarse-Grained Reconfigurable Architectures., , , and . ARC, volume 10216 of Lecture Notes in Computer Science, page 129-137. (2017)Optimizing Hardware Accelerated General Matrix-Matrix Multiplication for CNNs on FPGAs., and . IEEE Trans. Circuits Syst., 67-II (11): 2692-2696 (2020)