( en | de | ru )

 

Disambiguation of "Chandra, Vikas"

Author of the publication

copydeleteadd this publication to your clipboard
Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack.

, , , and . DAC, page 17:1-17:6. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vikas Kumar

Vikas Madan

Vikas Mehrotra

Vikas Ramachandra

Vikas Sharma

 

Other publications of authors with the same name

EVRNet: Efficient Video Restoration on Edge Devices., , , , , , and . CoRR, (2020)AttentiveNAS: Improving Neural Architecture Search via Attentive Sampling., , , and . CoRR, (2020)Variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs., , , , and . ISLPED, page 145-150. IEEE/ACM, (2011)Not All Ops Are Created Equal!, , and . CoRR, (2018)A digital dynamic write margin sensor for low power read/write operations in 28nm SRAM., , , and . ISLPED, page 307-310. ACM, (2014)Modeling SRAM dynamic VMIN., , , and . ICICDT, page 1-4. IEEE, (2014)TIMBER: Time borrowing and error relaying for online timing error resilience., , , and . DATE, page 1554-1559. IEEE Computer Society, (2010)Analytical model for TDDB-based performance degradation in combinational logic., , , and . DATE, page 423-428. IEEE Computer Society, (2010)A black box method for stability analysis of arbitrary SRAM cell structures., , , , , , and . DATE, page 795-800. IEEE Computer Society, (2010)Impact of voltage scaling on nanoscale SRAM reliability., and . DATE, page 387-392. IEEE, (2009)