( en | de | ru )

 

Disambiguation of "Singh, Adit D."

Author of the publication

copydeleteadd this publication to your clipboard
The effect of defect clustering on test transparency and defect levels.

, and . VTS, page 99-105. IEEE Computer Society, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Adit Ranadive

Somak Aditya

Dendy Adityawarman

Noviandi Meta Adityawarman

Arunoday Singh

 

Other publications of authors with the same name

Timing Variation Adaptive Pipeline Design: Using Probabilistic Activity Completion Sensing with Backup Error Resilience., , , , and . VLSID, page 122-127. IEEE Computer Society, (2014)An Efficient Transition Detector Exploiting Charge Sharing., and . VLSID, page 298-303. IEEE Computer Society, (2015)Silent Data Errors: Sources, Detection, and Modeling., , , and . VTS, page 1-12. IEEE, (2023)Path Delay Tuning for Performance Gain in the Face of Random Manufacturing Variations., , and . VLSI Design, page 382-388. IEEE Computer Society, (2011)A High Throughput Multiplier Design Exploiting Input Based Statistical Distribution in Completion Delays., , , and . VLSI Design, page 109-114. IEEE Computer Society, (2013)Delay Test Scan Flip-Flop: DFT for High Coverage Delay Testing., and . VLSI Design, page 763-768. IEEE Computer Society, (2007)A random access scans architecture to reduce hardware overhead., , and . ITC, page 9. IEEE Computer Society, (2005)Should Nanometer Circuits be Periodically Tested in the Field?. ITC, page 1280. IEEE Computer Society, (2003)Scan based two-pattern tests: should they target opens instead of TDFs?. LATS, page 1-2. IEEE Computer Society, (2015)SSTKR: Secure and Testable Scan Design through Test Key Randomization., , and . Asian Test Symposium, page 60-65. IEEE Computer Society, (2011)