( en | de | ru )

 

Disambiguation of "Kuroda, Tadahiro"

Author of the publication

copydeleteadd this publication to your clipboard
A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology.

, , , and . IEICE Trans. Electron., 89-C (3): 320-326 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tadahiro Ninomiya

Toshio Kuroda

Susumu Kuroda

Michelle Kuroda

 

Other publications of authors with the same name

A 40nm 50S/s-8MS/s ultra low voltage SAR ADC with timing optimized asynchronous clock generator., , , and . ESSCIRC, page 471-474. IEEE, (2011)Wideband Inductive-coupling Interface for High-performance Portable System., , and . CICC, page 13-20. IEEE, (2007)Wearable sensor-based human activity recognition from environmental background sounds., and . J. Ambient Intell. Humaniz. Comput., 5 (1): 77-89 (2014)Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs., , , , and . IEICE Trans. Inf. Syst., 96-D (12): 2753-2764 (2013)Constant Magnetic Field Scaling in Inductive-Coupling Data Link., , , and . IEICE Trans. Electron., 91-C (2): 200-205 (2008)A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology., , , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (12): 2456-2462 (2010)A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology., , , and . IEICE Trans. Electron., 89-C (3): 320-326 (2006)A Study of Physical Design Guidelines in ThruChip Inductive Coupling Channel., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2584-2591 (2015)A 0.5-V 5.2-fJ/Conversion-Step Full Asynchronous SAR ADC With Leakage Power Reduction Down to 650 pW by Boosted Self-Power Gating in 40-nm CMOS., , , , and . IEEE J. Solid State Circuits, 48 (11): 2628-2636 (2013)A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique., , , , , , , , and . IEEE J. Solid State Circuits, 40 (8): 1680-1687 (2005)