( en | de | ru )

 

Disambiguation of "Miura, Noriyuki"

Author of the publication

copydeleteadd this publication to your clipboard
Constant Magnetic Field Scaling in Inductive-Coupling Data Link.

, , , and . IEICE Trans. Electron., 91-C (2): 200-205 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Naotomo Miura

Noriyuki Sakai

Kota Miura

Yuzuru Miura

 

Other publications of authors with the same name

An 11Gb/s Inductive-Coupling Link with Burst Transmission., , , , , and . ISSCC, page 298-299. IEEE, (2008)Rotary coding for power reduction and S/N improvement in inductive-coupling data communication., , , and . A-SSCC, page 205-208. IEEE, (2011)Simultaneous 6-Gb/s Data and 10-mW Power Transmission Using Nested Clover Coils for Noncontact Memory Card., , , , , , and . IEEE J. Solid State Circuits, 47 (10): 2484-2495 (2012)A 12-Gb/s Non-Contact Interface With Coupled Transmission Lines., , , , , and . IEEE J. Solid State Circuits, 48 (3): 790-800 (2013)Design Methodology and Validity Verification for a Reactive Countermeasure Against EM Attacks., , , , , and . J. Cryptol., 30 (2): 373-391 (2017)A 12.5Gb/s/link non-contact multi drop bus system with impedance-matched transmission line couplers and Dicode partial-response channel transceivers., , , , , and . CICC, page 1-4. IEEE, (2012)A 500 MHz-BW -52.5 dB-THD Voltage-to-Time Converter Utilizing Two-Step Transition Inverter Delay Lines in 28 nm CMOS., , , , and . IEICE Trans. Electron., 100-C (6): 560-567 (2017)A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface., , , , , , , , , and 1 other author(s). IEEE Micro, 33 (6): 6-15 (2013)A 195-gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package., , , , and . IEEE J. Solid State Circuits, 41 (1): 23-34 (2006)Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices., , , , , , , , and . IEEE J. Solid State Circuits, 55 (10): 2747-2755 (2020)