( en | de | ru )

 

Disambiguation of "Banerjee, Prithviraj"

Author of the publication

copydeleteadd this publication to your clipboard
PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations.

, , , , , and . CASES, page 188-197. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prithviraj Sen

Abhishek Banerjee

Prabuddha Banerjee

Mita Banerjee

Nandakishore Banerjee

 

Other publications of authors with the same name

Optimization by Simulated Evolution with Applications to Standard Cell Placement., and . DAC, page 20-25. IEEE Computer Society Press, (1990)Potential-NRG: Placement with Incomplete Data., , and . DAC, page 279-282. ACM Press, (1998)Improving Locality Using a Graph-Based Technique for Detecting Memory Layouts of Arrays., , , and . PPSC, (1999)Global optimization techniques for automatic parallelization of hybrid applications., and . ICS, page 166-180. ACM, (2001)Streaming Implementation of the ZLIB Decoder Algorithm on an FPGA., , and . ISCAS, page 2329-2332. IEEE, (2009)Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs., , , and . DATE, page 722-728. IEEE Computer Society, (2001)An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design., and . DAC, page 484-487. ACM, (2004)Leakage power optimization with dual-Vth library in high-level synthesis., , and . DAC, page 202-207. ACM, (2005)An Efficient System-Level to RTL Verification Framework for Computation-Intensive Applications., , and . Asian Test Symposium, page 28-33. IEEE Computer Society, (2005)Evaluation of Compiler and Runtime Library Approaches for Supporting Parallel Regular Applications., , and . IPPS/SPDP, page 74-79. IEEE Computer Society, (1998)