( en | de | ru )

 

Disambiguation of "Wang, Chua-Chin"

Author of the publication

copydeleteadd this publication to your clipboard
A Signed Array Multiplier with Bypassing Logic.

, , , and . J. Signal Process. Syst., 66 (2): 87-92 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang- Chin Kim

Chin-hsien Wang

Stephanie Chua

Siewteen Chua

Modesto Chua

 

Other publications of authors with the same name

A frequency-shift readout system with offset cancellation OPA for portable devices of marijuana detection., , and . ICCE, page 1-2. IEEE, (2018)The decision-making properties of discrete multiple exponential bidirectional associative memories., and . IEEE Trans. Neural Networks, 6 (4): 993-999 (1995)A Self-Disabled Sensing Technique for Content-Addressable Memories., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (1): 31-35 (2010)A 800 Mbps and 12.37 ps Jitter Bidirectional Mixed-Voltage I/O Buffer With Dual-Path Gate-Tracking Circuit., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (1): 116-124 (2013)A 4-kb Low-Power SRAM Design With Negative Word-Line Scheme., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (5): 1069-1076 (2007)2×VDD 40-nm CMOS Output Buffer With Slew Rate Self-Adjustment Using Leakage Compensation., , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (7): 812-816 (2017)A High-Precision CMOS Temperature Sensor with Thermistor Linear Calibration in the (-5 °C, 120 °C) Temperature Range., , and . Sensors, 18 (7): 2165 (2018)A high-speed 2×VDD output buffer with PVT detection using 40-nm CMOS technology., , and . ISCAS, page 2079-2082. IEEE, (2013)A Low-power 4-T SAM Design for OFDM Demodulators in DVB Receiversers., , , , , and . APCCAS, page 1112-1115. IEEE, (2006)A ROM-less DDFS using a nonlinear DAC with an error compensation current array., , , and . APCCAS, page 1632-1635. IEEE, (2008)