Author of the publication

Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (6): 1793-1806 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs., , , and . IEEE Comput. Archit. Lett., 8 (1): 5-8 (2009)Replication-aware leakage management in chip multiprocessors with private L2 cache., , and . ISLPED, page 135-140. ACM, (2010)Evaluation of Performance Unfairness in NUMA System Architecture., , , , and . IEEE Comput. Archit. Lett., 16 (1): 26-29 (2017)Accelerating Fully Homomorphic Encryption Through Architecture-Centric Analysis and Optimization., , , , , , , , and . IEEE Access, (2021)Future Scaling of Memory Hierarchy for Tensor Cores and Eliminating Redundant Shared Memory Traffic Using Inter-Warp Multicasting., , , , and . IEEE Trans. Computers, 71 (12): 3115-3126 (2022)Selective DRAM cache bypassing for improving bandwidth on DRAM/NVM hybrid main memory systems., , , and . IEICE Electron. Express, 14 (11): 20170437 (2017)TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory., , , , , and . MICRO, page 268-281. ACM, (2021)SHADOW: Preventing Row Hammer in DRAM with Intra-Subarray Row Shuffling., , , , , , and . HPCA, page 333-346. IEEE, (2023)An Integrated Robot Vision System for Multiple Human Tracking and Silhouette Extraction., , , , and . ICAT, volume 4282 of Lecture Notes in Computer Science, page 575-583. Springer, (2006)TWiCe: preventing row-hammering by exploiting time window counters., , , , and . ISCA, page 385-396. ACM, (2019)