Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A novel on-chip linear and switching mixed regulation against power analysis attacks.

N. Sun, J. Cheng, W. Liu, Z. Peng, C. Sun, C. Wang, H. Sha, Y. Wang, and W. Yu. Integr., (November 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jiafeng Zhang

Cheng-Yung Cheng

I-Fen Cheng

Ying Min Cheng

Xuerong Cheng

Other publications of authors with the same name

Multi-View Attribute Graph Convolution Networks for Clustering.J. Cheng, Q. Wang, Z. Tao, D. Xie, and Q. Gao. IJCAI, page 2973-2979. ijcai.org, (2020)Scheduled for July 2020, Yokohama, Japan, postponed due to the Corona pandemic..Tensor Linear Regression and Its Application to Color Face Recognition.Q. Gao, J. Cheng, D. Xie, P. Zhang, W. Xia, and Q. Wang. ICCV Workshops, page 523-531. IEEE, (2019)A low-overhead and high-reliability physical unclonable function (PUF) for cryptography.W. Liu, J. Cheng, N. Sun, H. Sha, M. Jin, H. Zhao, Z. Pan, J. Wang, S. Köse, and W. Yu. Integr., (2024)A low output ripple and high security on-chip voltage regulation based on Fourier transform.J. Cheng, W. Liu, N. Sun, Z. Peng, C. Sun, C. Wang, Y. Bi, Y. Wen, H. Zhang, P. Zhang and 1 other author(s). Int. J. Circuit Theory Appl., 51 (6): 2578-2591 (2023)A high-speed and low-latency hardware implementation of RC4 cryptographic algorithm.C. Sun, W. Liu, J. Cheng, N. Sun, Z. Peng, H. Sha, and W. Yu. Int. J. Circuit Theory Appl., 51 (12): 5980-5996 (December 2023)A machine learning low-dropout regulator-assisted differential power analysis attack countermeasure with voltage scaling.J. Cheng, W. Liu, N. Sun, Z. Peng, C. Sun, C. Wang, Y. Bi, Y. Wen, H. Zhang, P. Zhang and 1 other author(s). Int. J. Circuit Theory Appl., 51 (7): 3105-3117 (July 2023)A novel on-chip linear and switching mixed regulation against power analysis attacks.N. Sun, J. Cheng, W. Liu, Z. Peng, C. Sun, C. Wang, H. Sha, Y. Wang, and W. Yu. Integr., (November 2023)

BibSonomy

Disambiguation of "Cheng, Jiafeng"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A novel on-chip linear and switching mixed regulation against power analysis attacks.

Please choose a person to relate this publication to

Jiafeng Zhang

Cheng-Yung Cheng

I-Fen Cheng

Ying Min Cheng

Xuerong Cheng

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Cheng, Jiafeng"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A novel on-chip linear and switching mixed regulation against power analysis attacks.

Please choose a person to relate this publication to

Jiafeng Zhang

Cheng-Yung Cheng

I-Fen Cheng

Ying Min Cheng

Xuerong Cheng

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A novel on-chip linear and switching mixed regulation against power analysis attacks.