( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 16GHz 33fs rms Integrated Jitter FLL-less Gear Shifting Reference Sampling PLL.

, , , , , , и . CICC, стр. 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael Choi

Andreas Choi

Chiwon Choi

Bongkyung Choi

Jinsub Choi

 

Другие публикации лиц с тем же именем

11.8 A 96.8%-Efficiency Continuous Input/Output-Current Step-Up/Down Converter Powering Disposable IoTs with Reconfigurable Multi-Cell-Balanced Alkaline Batteries., , , , , , , , , и 2 other автор(ы). ISSCC, стр. 204-206. IEEE, (2020)A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC., , , , , , и . IEEE J. Solid State Circuits, 50 (2): 543-555 (2015)29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS., , , , , , , и . ISSCC, стр. 414-416. IEEE, (2021)Clock Generator with IS026262 ASIL-D Grade Safety Mechanism for SoC Clocking Application., , , , , , , , , и . ISSCC, стр. 210-212. IEEE, (2022)A 1GS/s 11b Time-Interleaved ADC in 0.13µm CMOS., , , и . ISSCC, стр. 2360-2369. IEEE, (2006)A 72GS/s, 8-bit DAC-based Wireline Transmitter in 4nm FinFET CMOS for 200+Gb/s Serial Links., , , , , , , , , и 14 other автор(ы). VLSI Technology and Circuits, стр. 28-29. IEEE, (2022)An 8-bit 56GS/s 64x Time-Interleaved ADC with Bootstrapped Sampler and Class-AB Buffer in 4nm CMOS., , , , , , , , , и 17 other автор(ы). VLSI Technology and Circuits, стр. 168-169. IEEE, (2022)An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement., , , , , , и . ISSCC, стр. 470-471. IEEE, (2013)Close-proximity, real-time thermoacoustic sensors: Design, characterization, and testing., , и . ISCAS, стр. 3102-3105. IEEE, (2012)A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling., , , , , , , , и . IEEE J. Solid State Circuits, 53 (4): 1139-1148 (2018)