( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
The impact of cache organisation on the instruction issue rate of a superscalar processor.

, , и . PDP, стр. 58-65. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

n n n

Lucian Friederici

Lucian Krawczyk

Lucian Krille

Lucian Kudera

 

Другие публикации лиц с тем же именем

Extending Correlation in Branch Prediction Schemes., и . EUROMICRO, стр. 1441-1448. IEEE Computer Society, (1999)Cached Two-Level Adaptive Branch Predictors with Multiple Stages., , и . ARCS, том 2299 из Lecture Notes in Computer Science, стр. 179-194. Springer, (2002)Topic 4 High-Performance Architectures and Compilers., , , и . Euro-Par, том 4641 из Lecture Notes in Computer Science, стр. 235. Springer, (2007)Energy-performance design space exploration in SMT architectures exploiting selective load value predictions., , , , , и . DATE, стр. 271-274. IEEE Computer Society, (2010)Dynamic Branch Prediction Using Neural Networks., , , , и . DSD, стр. 178-185. IEEE Computer Society, (2001)Towards a high performance neural branch predictor., и . IJCNN, стр. 868-873. IEEE, (1999)The impact of cache organisation on the instruction issue rate of a superscalar processor., , и . PDP, стр. 58-65. IEEE Computer Society, (1999)Two-level branch prediction using neural networks., , , , , и . J. Syst. Archit., 49 (12-15): 557-570 (2003)A Visual Simulation Framework For Simultaneous Multithreading Architectures., , , и . ECMS, стр. 403-409. European Council for Modeling and Simulation, (2011)Applying Caching to Two-Level Adaptive Branch Prediction., , , и . DSD, стр. 186-193. IEEE Computer Society, (2001)