( en | de | ru )

 

Disambiguation of "Muñoz, Fernando"

Author of the publication

copydeleteadd this publication to your clipboard
Data Acquisition System Based on Subsampling for Testing Wideband Multistandard Receivers.

, , , , , and . IEEE Trans. Instrum. Meas., 60 (9): 3234-3237 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Fernando Muñoz Hernández

Fernando Maria Muñoz Gomez

Manuel Muñoz-Expósito

Pedro Pablo Muñoz Pradas

Juan Muñoz

 

Other publications of authors with the same name

Data Acquisition System Based on Subsampling for Testing Wideband Multistandard Receivers., , , , , and . IEEE Trans. Instrum. Meas., 60 (9): 3234-3237 (2011)A low-pass filter with automatic frequency tuning for a bluetooth receiver., , , , , and . ICECS, page 462-465. IEEE, (2010)Low voltage class AB output stages for CMOS op-amps using floating capacitors., , , , and . ISCAS (1), page 13-16. IEEE, (2001)A 1.1 V low-power Sigma-Delta modulator for 14-b 16 kHz A/D conversion., , , , , and . ISCAS (1), page 619-622. IEEE, (2001)A low-power low-voltage OTA-C sinusoidal oscillator with more than two decades of linear tuning range., , , , and . ISCAS (1), page 677-680. IEEE, (2003)Extremely low supply voltage circuits based on quasi-floating gate supply voltage boosting., , , , , , and . ISCAS (1), page 817-820. IEEE, (2003)Floating-gate based tunable CMOS low-voltage linear transconductor and its application to HF gm-C filter design., , , , and . ISCAS, page 465-468. IEEE, (2000)Coordinated operations between IP and transport network management systems in multi-vendor settings., , , , , , , , and . OFC/NFOEC, page 1-3. IEEE, (2013)New output stage for low supply voltage, high-performance CMOS current mirrors., , , and . ISCAS (1), page 269-272. IEEE, (2003)The Implementation of a FPGA Hardware Debugger System with Minimal System Overhead., , , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 1062-1066. Springer, (2004)