Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA based memory efficient high resolution stereo vision system for video tolling.

Y. Shan, Z. Wang, W. Wang, Y. Hao, Y. Wang, K. Tsoi, W. Luk, and H. Yang. FPT, page 29-32. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yi-Shan Chen

Shan-Shan Zhan

Jiening Shan

Yao Shan

Yunsheng Shan

Other publications of authors with the same name

Motor delay image recognition based on deep learning and human skeleton model.Y. Tu, L. Lin, M. Tsai, Y. Sung, Y. Liu, and M. Chen. Appl. Soft Comput., (2024)A Deep Learning Image Augmentation Method for Field Agriculture.K. Zou, Y. Shan, X. Zhao, D. Ran, and X. Che. IEEE Access, (2024)Dynamic Sparse R-CNN.Q. Hong, F. Liu, D. Li, J. Liu, L. Tian, and Y. Shan. CVPR, page 4713-4722. IEEE, (2022)Feature Variance Regularization: A Simple Way to Improve the Generalizability of Neural Networks.R. Huang, H. Sun, J. Liu, L. Tian, L. Wang, Y. Shan, and Y. Wang. AAAI, page 4190-4197. AAAI Press, (2020)ProgressFace: Scale-Aware Progressive Learning for Face Detection.J. Zhu, D. Li, T. Han, L. Tian, and Y. Shan. ECCV (6), volume 12351 of Lecture Notes in Computer Science, page 344-360. Springer, (2020)LPAC: A Low-Precision Accelerator for CNN on FPGAs.T. Zhang, T. Han, L. Tian, Y. Li, X. Jia, G. Liu, P. An, Y. Tan, L. Sui, S. Fang and 3 other author(s). FPGA, page 316. ACM, (2020)A Fine-Grained Sparse Accelerator for Multi-Precision DNN.S. Zeng, Y. Lin, S. Liang, J. Kang, D. Xie, Y. Shan, S. Han, Y. Wang, and H. Yang. FPGA, page 185. ACM, (2019)ADAS and Video Surveillance Analytics System Using Deep Learning Algorithms on FPGA.Y. Shan. FPL, page 465-466. IEEE Computer Society, (2018)A High-Performance CNN Processor Based on FPGA for MobileNets.D. Wu, Y. Zhang, X. Jia, L. Tian, T. Li, L. Sui, D. Xie, and Y. Shan. FPL, page 136-143. IEEE, (2019)An In-depth Comparison of Compilers for Deep Neural Networks on Hardware.Y. Xing, J. Weng, Y. Wang, L. Sui, Y. Shan, and Y. Wang. ICESS, page 1-8. IEEE, (2019)

BibSonomy

Disambiguation of "Shan, Yi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA based memory efficient high resolution stereo vision system for video tolling.

Please choose a person to relate this publication to

Yi-Shan Chen

Shan-Shan Zhan

Jiening Shan

Yao Shan

Yunsheng Shan

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Shan, Yi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML FPGA based memory efficient high resolution stereo vision system for video tolling.

Please choose a person to relate this publication to

Yi-Shan Chen

Shan-Shan Zhan

Jiening Shan

Yao Shan

Yunsheng Shan

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA based memory efficient high resolution stereo vision system for video tolling.