( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A defect-aware approach for mapping reconfigurable Single-Electron Transistor arrays.

, , , , , и . ASP-DAC, стр. 118-123. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Другие публикации лиц с тем же именем

Influence of compiler optimizations on system power., , , и . DAC, стр. 304-307. ACM, (2000)Ferroelectric Transistor based Non-Volatile Flip-Flop., , , , , и . ISLPED, стр. 10-15. ACM, (2016)A defect-aware approach for mapping reconfigurable Single-Electron Transistor arrays., , , , , и . ASP-DAC, стр. 118-123. IEEE, (2015)Efficient methodology for detection and correction of SEU-based interconnect errors in FPGAs using partial reconfiguration (abstract only)., , , , и . FPGA, стр. 265. ACM, (2005)Editorial., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (1): 1 (2015)Leakage Energy Management in Cache Hierarchies., , , , , , и . IEEE PACT, стр. 131-140. IEEE Computer Society, (2002)Fine-to-Coarse Object Classification of Very Large Images., и . ICIP, стр. 3498-3502. IEEE, (2023)GRAPHIC: Gather and Process Harmoniously in the Cache With High Parallelism and Flexibility., , , , , , , , , и 2 other автор(ы). IEEE Trans. Emerg. Top. Comput., 12 (1): 84-96 (января 2024)Robust Coreset Construction for Distributed Machine Learning., , , , , и . IEEE J. Sel. Areas Commun., 38 (10): 2400-2417 (2020)Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores., , , , , и . ISLPED, стр. 247-252. IEEE/ACM, (2011)