( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Comprehensive bridging fault diagnosis based on the SLAT paradigm.

, , , , , , , и . DDECS, стр. 264-269. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Julien Arnaud

Arnaud Mende

Arnaud Moris

Arnaud Dewalque

Arnaud Casteigts

 

Другие публикации лиц с тем же именем

Scan Cell Reordering for Peak Power Reduction during Scan Test Cycles., , , , и . VLSI-SoC, том 240 из IFIP, стр. 267-281. Springer, (2005)A two-layer SPICE model of the ATMEL TSTACTM eFlash memory technology for defect injection and faulty behavior prediction., , , , , , , , и . European Test Symposium, стр. 81-86. IEEE Computer Society, (2010)Analysis of resistive-bridging defects in SRAM core-cells: A comparative study from 90nm down to 40nm technology nodes., , , , , , и . European Test Symposium, стр. 132-137. IEEE Computer Society, (2010)On hardware generation of random single input change test sequences., , , , и . ETW, стр. 117-123. IEEE Computer Society, (2001)Intra-Cell Defects Diagnosis., , , , , , и . J. Electron. Test., 30 (5): 541-555 (2014)A Selective Scan Slice Encoding Technique for Test Data Volume and Test Power Reduction., , , , , , и . J. Electron. Test., 24 (4): 353-364 (2008)An efficient hybrid power modeling approach for accurate gate-level power estimation., , , , и . ICM, стр. 17-20. IEEE, (2015)Random Adjacent Sequences: An Efficient Solution for Logic BIST., , , , и . VLSI-SOC, том 218 из IFIP Conference Proceedings, стр. 413-424. Kluwer, (2001)Low-power SRAMs power mode control logic: Failure analysis and test solutions., , , , , , и . ITC, стр. 1-10. IEEE Computer Society, (2012)Parity prediction synthesis for nano-electronic gate designs., , , , , , и . ITC, стр. 820. IEEE Computer Society, (2010)