( en | de | ru )

 

Disambiguation of "Vasantha, M. H."

Author of the publication

copydeleteadd this publication to your clipboard
An Asynchronous Analog to Digital Converter for Video Camera Applications.

, , , and . ISVLSI, page 175-180. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gernot H M Günther

Gesa H -M Bertrang

Philippe H M Bräunig

Gernot H M Günther

H J M Turner

 

Other publications of authors with the same name

A 0.5 V Low Power DTMOS OTA-C Filter for ECG Sensing Applications., , , , and . IEEE SENSORS, page 1-4. IEEE, (2018)Approximate Three-Operand Binary Adder for Error-Resilient Applications., , , , and . iSES, page 287-291. IEEE, (2023)Design of 5-Bit Flash ADC Using Multiple Input Standard Cell Gates for Large Input Swing., , , and . ISVLSI, page 585-588. IEEE Computer Society, (2017)Performance Enhancement of Split Length Compensated Operational Amplifiers., , , and . ISVLSI, page 608-613. IEEE Computer Society, (2018)An Asynchronous Analog to Digital Converter for Surveillance Camera Applications., , , , and . ISVLSI, page 164-169. IEEE Computer Society, (2018)A Gracefully Degrading and Energy-Efficient Fault Tolerant NoC Using Spare Core., , and . ISVLSI, page 146-151. IEEE Computer Society, (2016)Two-Step Flash ADC Using Standard Cell Based Flash ADCs., , , , and . iSES, page 292-295. IEEE, (2019)Design and Analysis of Energy Efficient Reversible Logic based Full Adder., , , , and . MWSCAS, page 339-342. IEEE, (2019)Reversible Logic Implementation of Image Denoising for Grayscale Images., , , and . MWSCAS, page 138-141. IEEE, (2020)Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic., , , and . IEEE Access, (2021)