Author of the publication

Improving the energy efficiency of a low-area SATD hardware architecture using fine grain PDE.

, , and . SBCCI, page 155-161. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Machine learning framework for Inter-Beat Interval estimation using wearable Photoplethysmography sensors., , , , , , , and . Biomed. Signal Process. Control., 88 (Part A): 105689 (February 2024)On the impacts of pel decimation and High-Vt/Low-Vdd on SAD calculation., , , and . SBCCI, page 1-6. IEEE, (2013)Energy and Computing Assessment of Video Processing Kernels on CPU and FPGA platforms., , , , and . SBCCI, page 1-6. IEEE, (2023)A New Approach to Video Coding Leveraging Hybrid Coding and Video Frame Interpolation., , , , , and . SBCCI, page 1-6. IEEE, (2023)Rate-constrained successive elimination of Hadamard-based SATDs., , , and . ICIP, page 2395-2399. IEEE, (2016)A low-power configurable VLSI architecture for sum of absolute differences calculation., , and . LASCAS, page 1-4. IEEE, (2013)Exploring pel decimation to trade off between energy and quality in video coding., , , and . LASCAS, page 1-4. IEEE, (2014)Squarer exploration for energy-efficient sum of squared differences., , , and . LASCAS, page 327-330. IEEE, (2016)On HEVC Robustness to Integer Motion Estimation Pruning., , and . ICECS, page 197-200. IEEE, (2018)Energy-Efficient Hadamard-Based SATD Hardware Architectures Through Calculation Reuse., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (6): 2102-2115 (2019)