( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An integrated hardware/software design methodology for signal processing systems.

, , , , , , , , , , и . J. Syst. Archit., (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wladimir Timofiewitsch

Hassan Timouyas

Nuala Patricia Timoney

Diana Timova

Elena Timofeeva

 

Другие публикации лиц с тем же именем

Hardware Accelerators for Animated Ray Tracing.. University of Tampere, Finland, (2018)base-search.net (ftunivtampere:oai:trepo.tuni.fi:10024/114531).AivoTTA: an energy efficient programmable accelerator for CNN-based object recognition., , , , , , , и . SAMOS, стр. 28-37. ACM, (2018)Simplified floating-point division and square root., , , и . ICASSP, стр. 2707-2711. IEEE, (2013)Sparse Sampling for Real-time Ray Tracing, , , , , и . VISIGRAPP, (2018)Rapid customization of image processors using Halide., , , , и . GlobalSIP, стр. 629-633. IEEE, (2015)Design and implementation of a multi-mode harris corner detector architecture., , , , и . NORCAS, стр. 1-6. IEEE, (2017)Power optimizations for transport triggered SIMD processors., , , , , , , , , и 1 other автор(ы). SAMOS, стр. 303-309. IEEE, (2015)Variable length instruction compression on Transport Triggered Architectures., , , , , , и . ICSAMOS, стр. 149-155. IEEE, (2014)Exposed datapath optimizations for loop scheduling., , , , , , и . SAMOS, стр. 171-178. IEEE, (2017)Heuristics for greedy transport triggered architecture interconnect exploration., , , и . CASES, стр. 2:1-2:7. ACM, (2014)