Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A multiband multimode transmitter without driver amplifier., , , , , , , , , and 1 other author(s). ISSCC, page 164-166. IEEE, (2012)ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism., , , and . ISCAS (5), page 217-220. IEEE, (2004)A Varying Pulse Width Second Order Derivative Gaussian Pulse Generator for UWB Transceivers in CMOS., , , , , , and . ISCAS, page 2794-2797. IEEE, (2007)ESDZapper: a new layout-level verification tool for finding critical discharging path under ESD stress., , , and . ASP-DAC, page 79-82. ACM Press, (2005)Bonding-pad-oriented on-chip ESD protection structures for ICs., , , , , , and . ISCAS (1), page 741-744. IEEE, (2003)A Pulse-Based Full-Band UWB Transceiver SoC in 0.18μm SiGe BiCMOS., , , , , and . SoCC, page 73-76. IEEE, (2006)1.8 pJ/Pulse Programmable Gaussian Pulse Generator for Full-Band Noncarrier Impulse-UWB Transceivers in 90-nm CMOS., , , , , , , , , and . IEEE Trans. Ind. Electron., 57 (5): 1555-1562 (2010)A 3D mixed-mode ESD protection circuit simulation-design methodology., , , , , and . CICC, page 243-246. IEEE, (2004)Concept and extraction method of ESD-critical parameters for function-based layout-level ESD protection circuit design verification., , , , , , and . ASP-DAC, page 710-712. IEEE Computer Society, (2004)Mixed-mode ESD protection circuit simulation-design methodology., , , , , , and . ISCAS (4), page 652-655. IEEE, (2003)