Author of the publication

Development of baseband processing SoC with ultrahigh-speed QAM modem and broadband radio system for demonstration experiment thereof.

, , , , and . ICECS, page 687-690. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analog IC Technologies for Future Wireless Systems.. IEICE Trans. Electron., 89-C (4): 446-454 (2006)A Consideration of Threshold Voltage Mismatch Effects and a Calibration Technique for Current Mirror Circuits., , and . IEICE Trans. Electron., 101-C (4): 224-232 (2018)RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers., , , , , , and . IEICE Trans. Electron., 91-C (6): 854-861 (2008)A 6 bit, 7 mW, 700 MS/s Subranging ADC Using CDAC and Gate-Weighted Interpolation., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 422-433 (2013)A Study of Stability and Phase Noise of Tail Capacitive-Feedback VCOs., , and . IEICE Trans. Electron., 96-C (4): 577-585 (2013)22.6 A 2.2GS/s 7b 27.4mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers., , , , and . ISSCC, page 388-389. IEEE, (2014)A tail-current modulated VCO with adaptive-bias scheme., , , and . ASP-DAC, page 36-37. IEEE, (2015)A swing-enhanced current-reuse class-C VCO with dynamic bias control circuits., , , and . ASP-DAC, page 25-26. IEEE, (2014)A noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique., , , , , and . ASP-DAC, page 5-6. IEEE, (2016)An HDL-synthesized injection-locked PLL using LC-based DCO for on-chip clock generation., , , , , , and . ASP-DAC, page 13-14. IEEE, (2017)