( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture.

, , , , и . DATE, стр. 531-534. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Andriamisaina, Caaliph
add a person with the name Andriamisaina, Caaliph
 

Другие публикации лиц с тем же именем

Synthesis of Multimode digital signal processing systems., , и . AHS, стр. 318-325. IEEE Computer Society, (2007)Abstract Synthesis of Turbo Decoder Elements onto Reconfigurable Circuit., , , и . ERSA, стр. 263-266. CSREA Press, (2005)Hybrid Prototyping Methodology for Rapid System Validation in HW/SW Co-Design., , , и . DASIP, стр. 35-40. IEEE, (2019)An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture., , , , и . DATE, стр. 531-534. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Bit-Width Aware High-Level Synthesis for Digital Signal Processing Systems., , и . SoCC, стр. 175-178. IEEE, (2006)A 5500-frames/s 85-GOPS/W 3-D Stacked BSI Vision Chip Based on Parallel In-Focal-Plane Acquisition and Processing., , , , , , , , , и 2 other автор(ы). IEEE J. Solid State Circuits, 54 (4): 1096-1105 (2019)A 5500FPS 85GOPS/W 3D Stacked BSI Vision Chip Based on Parallel in-Focal-Plane Acquisition and Processing., , , , , , , , , и 2 other автор(ы). VLSI Circuits, стр. 245-246. IEEE, (2018)Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems., , и . SiPS, стр. 280-285. IEEE, (2006)