Author of the publication

A 92 F2 / bit Physically Unclonable Function Exploiting Channel Charge Injection and Mismatch Accumulation.

, , and . CICC, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Time-Memory-based CMOS Vision Sensor with In-Pixel Temporal Derivative Computing for Multi-Mode Image Processing., , , , , and . ESSCIRC, page 109-112. IEEE, (2023)3D-ISC: A 65nm 3D Compatible In-Sensor Computing Accelerator with Reconfigurable Tile Architecture for Real-Time DVS Data Compression., , , , , , , , , and 1 other author(s). A-SSCC, page 1-3. IEEE, (2023)A 65-nm RRAM Compute-in-Memory Macro for Genome Processing., , , , , , , , , and . IEEE J. Solid State Circuits, 59 (7): 2093-2104 (July 2024)Temperature-Resilient RRAM-Based In-Memory Computing for DNN Inference., , , , , , and . IEEE Micro, 42 (1): 89-98 (2022)FP-IMC: A 28nm All-Digital Configurable Floating-Point In-Memory Computing Macro., , , , , and . ESSCIRC, page 405-408. IEEE, (2023)A 28nm 8-bit Floating-Point Tensor Core based CNN Training Processor with Dynamic Activation/Weight Sparsification., , , , , , , , and . ESSCIRC, page 89-92. IEEE, (2022)Stochastic implementation of the activation function for artificial neural networks., , , and . BioCAS, page 440-443. IEEE, (2016)Sparse and Robust RRAM-based Efficient In-memory Computing for DNN Inference., , , , , , and . IRPS, page 3. IEEE, (2022)A Power and Area Efficient CMOS Stochastic Neuron for Neural Networks Employing Resistive Crossbar Array., , and . IEEE Trans. Biomed. Circuits Syst., 13 (6): 1678-1689 (2019)A 65nm RRAM Compute-in-Memory Macro for Genome Sequencing Alignment., , , , , , , and . ESSCIRC, page 117-120. IEEE, (2023)