Author of the publication

Data Readout Triggering for Phase 2 of the Belle II Particle Detector Experiment Based on Neural Networks.

, , and . SoCC, page 174-179. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The ZuSE-KI-Mobil AI Accelerator SoC: Overview and a Functional Safety Perspective., , , , , , , , , and 8 other author(s). DATE, page 1-6. IEEE, (2023)Leveraging Mixed-Precision CNN Inference for Increased Robustness and Energy Efficiency., , , , , , and . SOCC, page 1-6. IEEE, (2023)Leveraging Adaptive Redundancy in Multi-Core Processors for Realizing Adaptive Fault Tolerance in Mixed-Criticality Systems., and . MECO, page 1-5. IEEE, (2023)Data Movement Reduction for DNN Accelerators: Enabling Dynamic Quantization Through an eFPGA., , , , and . ISVLSI, page 371-372. IEEE, (2022)FLECSim-SoC: A Flexible End-to-End Co-Design Simulation Framework for System on Chips., , , , and . SoCC, page 83-88. IEEE, (2021)An Adaptive Lockstep Architecture for Mixed-Criticality Systems., , , and . ISVLSI, page 7-12. IEEE, (2021)Dynamic and scalable runtime block-based multicast routing for networks on chips., , , , and . NoCArc@MICRO, page 10:1-10:6. ACM, (2019)Einsatz von kollaborativen virtuellen Umgebungen bei der berufsbegleitenden Weiterbildung, , and . Journal of Technical Education (JOTED), (2013)Runtime Adaptive Cache Checkpointing for RISC Multi-Core Processors., , , , , and . SOCC, page 1-6. IEEE, (2022)SiFI-AI: A Fast and Flexible RTL Fault Simulation Framework Tailored for AI Models and Accelerators., , , , , and . ACM Great Lakes Symposium on VLSI, page 287-292. ACM, (2023)