Author of the publication

A High-Speed Robust NVM-TCAM Design Using Body Bias Feedback.

, , , , , , and . ACM Great Lakes Symposium on VLSI, page 69-74. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The analysis of resolution for cable-driven haptic device., , , and . ROBIO, page 715-719. IEEE, (2010)On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations., , , , , and . ACM J. Emerg. Technol. Comput. Syst., 9 (2): 16:1-16:22 (2013)Giant Spin-Hall assisted STT-RAM and logic design., , , , , , and . Integr., (2017)SRAM-Based Processing-In-Memory Design with Kullback-Leibler Divergence-Based Dynamic Precision Quantization., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 189-192. ACM, (2023)Giant spin hall effect (GSHE) logic design for low power application., , , , and . DATE, page 1000-1005. ACM, (2015)iFeel6-BH1500: A large-scale 6-DOF haptic device., , , , and . VECIMS, page 121-125. IEEE, (2012)STD-TLB: A STT-RAM-based dynamically-configurable translation lookaside buffer for GPU architectures., , , , and . ASP-DAC, page 355-360. IEEE, (2014)Spin-Hall Assisted STT-RAM Design and Discussion., , , , , , and . SLIP, page 7:1-7:4. ACM, (2016)State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System., , , and . DAC, page 35:1-35:6. ACM, (2014)Stock Market Prediction Model Based on LSTM Deep Learning: The Case of Top Corporate Company in China., and . AIAM, page 451-455. IEEE, (2022)