( en | de | ru )

 

Disambiguation of "Luo, Xiongshi"

Author of the publication

copydeleteadd this publication to your clipboard
A 2 x 24Gb/s Single-Ended Transceiver with Channel-Independent Encoder-Based Crosstalk Cancellation in 28nm CMOS.

, , , , , , , and . A-SSCC, page 1-3. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaoguang Luo

Yongxiang Luo

Jia Luo

Liangping Luo

Benjin Luo

 

Other publications of authors with the same name

A 2×50Gb/s Single-Ended MIMO PAM-4 Crosstalk Cancellation and Signal Reutilization Receiver in 28 nm CMOS., , , , , , , , , and . ESSCIRC, page 501-504. IEEE, (2022)A 112-Gb/s Single-Ended PAM-4 Transceiver Front-End for Reach Extension in Long-Reach Link., , , , , , , , , and . ESSCIRC, page 497-500. IEEE, (2022)A 720-mVpp 224-Gb/s PAM4 Optical Receiver with Multiple Peaking Techniques in 130-nm SiGe BiCMOS., , , , , , , , , and 1 other author(s). APCCAS, page 249-252. IEEE, (2021)A 160-Gb/s 0.37-pJ/bit PAM4 Optical Receiver in 28-nm CMOS., , , , , and . APCCAS, page 333-336. IEEE, (2022)13.5 A 64Gb/s/pin PAM4 Single-Ended Transmitter with a Merged Pre-Emphasis Capacitive-Peaking Crosstalk-Cancellation Scheme for Memory Interfaces in 28nm CMOS., , , , , , , , and . ISSCC, page 240-242. IEEE, (2024)A 28-Gb/s PAM-4 Fully-Integrated Optical Receiver with High-Speed Silicon Photodetector in 28-nm CMOS., , , , , , , , and . ICTA, page 192-193. IEEE, (2023)A 224-Gb/s PAM4 High-Linearity, Energy-Efficiency Differential to Single-Ended Driver in 130-nm SiGe BiCMOS., , , , , , , , and . ICTA, page 88-89. IEEE, (2020)Fully-Differential 100-Gb/s PAM4 Cross-Coupled Regulated Transimpedance Amplifier., , , , , , , , and . ICTA, page 90-91. IEEE, (2020)7.5 A 224Gb/s/wire Single-Ended PAM-4 Transceiver Front-End with 29dB Equalization for 800GbE/1.6TbE., , , , , , , , , and 2 other author(s). ISSCC, page 132-134. IEEE, (2024)A Fully-Integrated LDO with Two-Stage Cross-Coupled Error Amplifier for High-Speed Communications in 28-nm CMOS., , , , , , , , , and . ISCAS, page 1-4. IEEE, (2023)