( en | de | ru )

 

Disambiguation of "Stopjaková, Viera"

Author of the publication

copydeleteadd this publication to your clipboard
Neural Networks-Based Parametric Testing of Analog IC.

, , , and . DFT, page 408-418. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Viera Bürskens

Viera Müllerova

Maria Carmen Viera Montes Oca Diaz

Marcos Viera

Viktoria Vieracker

 

Other publications of authors with the same name

CMOS variable-gain amplifier for low-frequency applications., , , and . DDECS, page 243-246. IEEE, (2016)ASIC Architecture and Implementation of RED Scheduler for Mixed-Criticality Real-Time Systems., and . MIXDES, page 83-88. IEEE, (2020)Foreword., , and . J. Circuits Syst. Comput., 26 (8): 1702001:1-1702001:1 (2017)International Symposium on Design and Diagnostics of Electronic Circuits and Systems., , , , , , , , and . ITC, page 1-4. IEEE, (2019)Design of the Slope Detection Circuit for On-Chip Current Sensing., , , , and . MIXDES, page 111-115. IEEE, (2023)Low-Leakage ESD Structures in 130nm CMOS Technology., , and . RADIOELEKTRONIKA, page 1-4. IEEE, (2020)Dynamic Properties Of Ultra Low-Voltage Rail-to-Rail Comparator Designed In 130 nm CMOS Technology., , , , , and . DDECS, page 1-4. IEEE, (2020)Low-voltage bulk-driven variable gain amplifier in 130 nm CMOS technology., , , , and . DDECS, page 40-45. IEEE, (2016)Ultra-low-voltage driver for large load capacitance in 130nm CMOS technology., , , and . DDECS, page 127-132. IEEE, (2017)A novel impedance calculation method and its time efficiency evaluation., , , , and . DDECS, page 99-103. IEEE Computer Society, (2014)