Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Processor-In-Memory Architecture for Multimedia Compression., , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (4): 478-483 (2007)Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance., and . IEEE Trans. Very Large Scale Integr. Syst., 20 (7): 1327-1331 (2012)Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (7): 1411-1418 (2006)1.8V 0.18µm CMOS Novel Successive Approximation ADC., , and . VLSI-SOC, page 375-379. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Ballistic Deflection Transistors and the Emerging Nanoscale Era., , , , , and . ISCAS, page 61-64. IEEE, (2009)New Embedded Core Testing for System-on-Chips and System-in-Packages., and . CCECE, page 1897-1900. IEEE, (2006)A Novel Coefficient Address Generation Algorithm for Split-Radix FFT (Abstract Only)., and . FPGA, page 273. ACM, (2015)Evolutionary Cell Aided Design for Neural Network Architectures., , , and . CoRR, (2019)Resource-efficient implementation of Blue Midnight Wish-256 hash function on Xilinx FPGA platform., , , and . IAS, page 44-47. IEEE, (2010)A Current Sensor for On-Chip, Non-Intrusive Testing of RF Systems., , , and . VLSI Design, page 1023-1026. IEEE Computer Society, (2004)