( en | de | ru )

 

Disambiguation of "Erba, Simone"

Author of the publication

copydeleteadd this publication to your clipboard
A K-band Gilbert-Cell Frequency Doubler with Self-Adjusted 25% LO Duty-Cycle in SiGe BiCMOS Technology.

, , , , and . ESSCIRC, page 389-392. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aykut Erba

Salim Erba

Kemal Erba

Cevat Gökhan Erba

Anke Erbar

 

Other publications of authors with the same name

A 14-32 GHz SiGe-BiCMOS Gilbert-Cell Frequency Doubler With Self-Adjusted Reduced Duty-Cycle Performance Enhancement., , , , , and . IEEE J. Solid State Circuits, 59 (3): 878-888 (March 2024)A High-Swing 45 Gb/s Hybrid Voltage and Current-Mode PAM-4 Transmitter in 28 nm CMOS FDSOI., , , , and . IEEE J. Solid State Circuits, 51 (11): 2702-2715 (2016)A 4.9pJ/b 16-to-64Gb/s PAM-4 VSR transceiver in 28nm FDSOI CMOS., , , , , , , , , and 2 other author(s). ISSCC, page 112-114. IEEE, (2018)A 10Gb/s receiver with linear backplane equalization and mixer-based self-aligned CDR., , , , , , , and . CICC, page 559-562. IEEE, (2008)A 25mW Highly Linear Continuous-Time FIR Equalizer for 25Gb/s Serial Links in 28-nm CMOS., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (7): 1903-1913 (2017)A 64 Gb/s Low-Power Transceiver for Short-Reach PAM-4 Electrical Links in 28-nm FDSOI CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 54 (1): 6-17 (2019)6.4 A 64Gb/s PAM-4 transmitter with 4-Tap FFE and 2.26pJ/b energy efficiency in 28nm CMOS FDSOI., , , , , , , , and . ISSCC, page 116-117. IEEE, (2017)F5: Wireline transceivers for Mega Data Centers: 50Gb/s and beyond., , , , , and . ISSCC, page 512-514. IEEE, (2017)Session 23 overview: Electrical and optical link innovations., and . ISSCC, page 396-397. IEEE, (2016)A 0.2-11.7GHz, high accuracy injection-locking multi-phase generation with mixed analog/digital calibration loops in 28nm FDSOI CMOS., , , , and . ESSCIRC, page 335-338. IEEE, (2016)