( en | de | ru )

 

Disambiguation of "Patil, Mahesh B."

Author of the publication

copydeleteadd this publication to your clipboard
Bridging Technology-CAD and Design-CAD for Variability Aware Nano-CMOS Circuits.

, , and . ISCAS, page 2309-2312. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pratap Patil

Nanoscopic metal fluoride based novel solid catalysts. HU Berlin, (2008)

Manohar Patil

Ganesh Patil

Nitin Patil

Naishadh Patil

 

Other publications of authors with the same name

Automatic Design of Low-Power Low-Voltage Analog Circuits Using Particle Swarm Optimization with Re-Initialization., , and . J. Low Power Electron., 5 (3): 291-302 (2009)Extension of the VR discretization scheme for velocity saturation.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (10): 1508-1511 (1999)New discretization scheme for two-dimensional semiconductor device simulation on triangular grid.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (11): 1160-1165 (1998)Application of Look-up Table Approach to High-K Gate Dielectric MOS Transistor circuits., , , and . VLSI Design, page 128-. IEEE Computer Society, (2003)Low-Power Low-Voltage Analog Circuit Design Using Hierarchical Particle Swarm Optimization., , and . VLSI Design, page 427-432. IEEE Computer Society, (2009)Water Distribution System Design Using Multi-Objective Particle Swarm Optimisation., , , and . CoRR, (2019)Automated design and optimization of circuits in emerging technologies., , , , , and . ASP-DAC, page 504-509. IEEE, (2009)A novel architecture for improving slew rate in FinFET-based op-amps and OTAs., , , , , , and . Microelectron. J., 42 (5): 758-765 (2011)A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (4): 627-631 (2010)On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (3): 606-614 (2007)