Author of the publication

Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems.

, , , , , , , and . MICRO, page 737-748. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reducing pipeline energy demands with local DVS and dynamic retiming., , , , , and . ISLPED, page 319-324. ACM, (2004)A System-Level Voltage/Frequency Scaling Characterization Framework for Multicore CPUs., , , , , , and . CoRR, (2021)System technology co-optimization and design challenges for 3D IC., , , , , , , , and . CICC, page 1-6. IEEE, (2022)Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization., , , and . MICRO, page 573-585. IEEE Computer Society, (2018)Frequency and time domain analysis of power delivery network for monolithic 3D ICs., , , , , and . ISLPED, page 1-6. IEEE, (2017)Optimal Inductance for On-chip RLC Interconnections., , , and . ICCD, page 264-. IEEE Computer Society, (2003)Training DNN IoT Applications for Deployment On Analog NVM Crossbars., , and . IJCNN, page 1-8. IEEE, (2020)A 1GHz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation., , , and . CICC, page 1-4. IEEE, (2013)Applications of Computation-In-Memory Architectures based on Memristive Devices., , , , , , , , , and 3 other author(s). DATE, page 486-491. IEEE, (2019)Modeling and characterization of the system-level Power Delivery Network for a dual-core ARM Cortex-A57 cluster in 28nm CMOS., , and . ISLPED, page 146-151. IEEE, (2015)