Author of the publication

Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems.

, , , , , , , and . MICRO, page 737-748. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Counterfeit gold identification using sound and image processing., , , and . SIU, page 1074-1077. IEEE, (2015)Weld: A Multithreading Technique Towards Latency-Tolerant VLIW Processors., , and . HiPC, volume 2228 of Lecture Notes in Computer Science, page 192-203. Springer, (2001)Reducing energy of virtual cache synonym lookup using bloom filters., , , , and . CASES, page 179-189. ACM, (2006)A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications., , , and . DSN Workshops, page 246-249. IEEE Computer Society, (2016)Way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches., , , , and . ISLPED, page 165-170. ACM, (2009)Automatic Customization of Embedded Applications for Enhanced Performance and Reduced Power Using Optimizing Compiler Techniques., , and . Euro-Par, volume 3149 of Lecture Notes in Computer Science, page 318-327. Springer, (2004)High-Performance and Low-Cost Dual-Thread VLIW Processor Using Weld Architecture Paradigm., and . IEEE Trans. Parallel Distributed Syst., 16 (12): 1132-1142 (2005)A Fast Interrupt Handling Scheme for VLIW Processors., , , , , and . IEEE PACT, page 136-141. IEEE Computer Society, (1998)Toward Multi-Layer Holistic Evaluation of System Designs., , , , , and . IEEE Comput. Archit. Lett., 15 (1): 58-61 (2016)Designing a SoC to control the next-generation space exploration flight science instruments., , , , , , and . SoCC, page 13-18. IEEE, (2015)