( en | de | ru )

 

Disambiguation of "Hernández, Carles"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Inference Of Image-Based Neural Network Models In Reconfigurable Systems With Pruning And Quantization.

, , , , , , and . ICIP, page 2491-2495. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephanie Hernández

Héctor Hernández

Anja Hernández

Daniel Hernández

Onésimo Hernández

 

Other publications of authors with the same name

Safety-Related Challenges and Opportunities for GPUs in the Automotive Domain., , , , , and . IEEE Micro, 38 (6): 46-55 (2018)Timely Error Detection for Effective Recovery in Light-Lockstep Automotive Systems., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (11): 1718-1729 (2015)Predictive Reliability and Fault Management in Exascale Systems: State of the Art and Perspectives., , , , , , , , , and 2 other author(s). ACM Comput. Surv., 53 (5): 95:1-95:32 (2021)Reconciling Time Predictability and Performance in Future Computing Systems., , , , , and . IEEE Des. Test, 35 (2): 48-56 (2018)From a FPGA Prototyping Platform to a Computing Platform: The MANGO Experience., , , , , and . DATE, page 7-12. IEEE, (2021)Process variation and layout mismatch tolerant design of source synchronous links for GALS networks-on-chip., , , and . SoC, page 43-48. IEEE, (2010)DVINO: A RISC-V Vector Processor Implemented in 65nm Technology., , , , , , , , , and 33 other author(s). DCIS, page 1-6. IEEE, (2022)Energy and Performance Efficient Thread Mapping in NoC-Based CMPs under Process Variations., , and . ICPP, page 41-50. IEEE Computer Society, (2011)Modeling the Impact of Process Variations in Worst-Case Energy Consumption Estimation., , , and . DSD, page 601-605. IEEE, (2019)Boosting Guaranteed Performance in Wormhole NoCs with Probabilistic Timing Analysis., , , and . DSD, page 440-444. IEEE Computer Society, (2017)